Differences between revisions 20 and 22 (spanning 2 versions)
⇤ ← Revision 20 as of 2007-02-05 13:37:41 →
Size: 745
Editor: spectre
Comment:
← Revision 22 as of 2007-02-19 14:13:58 → ⇥
Size: 827
Editor: chimere
Comment:
Deletions are marked like this. Additions are marked like this.
Line 2: Line 2:
[[TableOfContents(3)]]
Line 3: Line 4:
== Les Cours Verilog == = COURS =
== Verilog ==
http://www.comelec.enst.fr/hdl
== Architectures ==

TableOfContents(3)

COURS

Verilog

http://www.comelec.enst.fr/hdl

Architectures

[:/TdFiltreMedian:TD Verilog : Le filtre Median] =http://www.comelec.enst.fr/amen/SMLP/TPs/verilog/index.html

Les cours sur le processeur ARM

[:/ArmTD1:TD1 : Prise en main de la maquette ARM FS44BOXII]

[:/ArmTD2:TD2 : Etude de l'interface "ATA" de la maquette ARM FS44BOXII]

[:/MaquetteArm: Gestion de la Maquette ARM FS44BOXII]

Les Cours sur la maquette DE2

[:/De2TD1:TD1 : Prise en main de la maquette ALTERA DE2]

[:/De2TD2:TD2 : Réalisation d'une interface entre FS44BOXII/DE2 via l'interface "ATA"]

[:/De2Doc: Documentations de la carte ALTERA DE2]

Administration

[:/LesProjets: Les projets]

ComElec: GroupeSen/EnSeignement/CycleOptionnelunifié/Elec240Archi (last edited 2008-01-29 13:07:08 by ecaz)